

3.3 V 1:14 LVCMOS PLL Clock Generator

MPC97H74

The MPC97H74 is a 3.3 V compatible, 1:14 PLL based clock generator targeted for high performance low-skew clock distribution in mid-range to high-performance networking, computing and telecom applications. With output frequencies up to 125 MHz and output skews less than 175 ps the device meets the needs of the most demanding clock applications.

Features

- 1:14 PLL based low-voltage clock generator
- 3.3 V power supply
- Internal power-on reset
- Generates clock signals up to 125 MHz
- Maximum output skew of 175 ps
- Two LVCMOS PLL reference clock inputs
- External PLL feedback supports zero-delay capability
- Various feedback and output dividers (see application section)
- Supports up to three individual generated output clock frequencies
- Drives up to 28 clock lines
- Ambient temperature range -40°C to +85°C
- Pin and function compatible to the MPC974
- 52-lead Pb-free Package Available

Functional Description

The MPC97H74 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the MPC97H74 requires the connection of the PLL feedback output QFB to feedback input FB_IN to close the PLL feedback path. The reference clock frequency and the divider for the feedback path determine the VCO frequency. Both must be selected to match the VCO frequency range.


The MPC97H74 features frequency programmability between the three output bank outputs as well as the output to input relationships. Output frequency ratios of 1:1, 2:1, 3:1, 3:2, and 3:2:1 can be realized. Additionally, the device supports a separate configurable feedback output which allows for a wide variety of input/output frequency multiplication alternatives. The VCO_SEL pin provides an extended PLL input reference frequency range.

The REF_SEL pin selects the internal crystal oscillator or the LVCMOS compatible inputs as the reference clock signal. Two alternative LVCMOS compatible clock inputs are provided for clock redundancy support. The PLL_EN control selects the PLL bypass configuration for test and diagnosis. In this configuration, the selected input reference clock is routed directly to the output dividers bypassing the PLL. The PLL bypass is fully static and the minimum clock frequency specification and all other PLL characteristics do not apply.


The MPC97H74 has an internal power-on reset.

The MPC97H74 is fully 3.3 V compatible and requires no external loop filter components. All inputs (except XTAL) accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines. For series terminated transmission lines, each of the MPC97H74 outputs can drive one or two traces giving the devices an effective fanout of 1:28. The device is pin and function compatible to the MPC974 and is packaged in a 52-lead LQFP package.

**3.3 V 1:14 LVCMOS
PLL CLOCK GENERATOR**



**FA SUFFIX
52-LEAD LQFP PACKAGE
CASE 848D-03**



**AE SUFFIX
52-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 848D-03**




Figure 1. MPC97H74 Logic Diagram




Figure 2. MPC97H74 52-Lead Package Pinout (Top View)

Table 1. Pin Configuration

Pin	I/O	Type	Function
CCLK0	Input	LVCMOS	PLL reference clock
CCLK1	Input	LVCMOS	Alternative PLL reference clock
FB_IN	Input	LVCMOS	PLL feedback signal input, connect to QFB
CCLK_SEL	Input	LVCMOS	LVCMOS clock reference select
VCO_SEL	Input	LVCMOS	VCO operating frequency select
PLL_EN	Input	LVCMOS	PLL enable/PLL bypass mode select
MR/OE	Input	LVCMOS	Output enable/disable (high-impedance tristate) and device reset
CLK_STOP	Input	LVCMOS	Output enable/clock stop (logic low state)
FSEL_A	Input	LVCMOS	Frequency divider select for bank A outputs
FSEL_B	Input	LVCMOS	Frequency divider select for bank B outputs
FSEL_C	Input	LVCMOS	Frequency divider select for bank C outputs
FSEL_FB[1:0]	Input	LVCMOS	Frequency divider select for the QFB output
QA[4:0]	Output	LVCMOS	Clock outputs (bank A)
QB[4:0]	Output	LVCMOS	Clock outputs (bank B)
QC[3:0]	Output	LVCMOS	Clock outputs (bank C)
QFB	Output	LVCMOS	PLL feedback output. Connect to FB_IN.
GND	Supply	Ground	Negative power supply
V _{CC_PLL}	Supply	V _{CC}	PLL positive power supply (analog power supply). It is recommended to use an external RC filter for the analog power supply pin V _{CC_PLL} . Please see applications section for details.
V _{CC}	Supply	V _{CC}	Positive power supply for I/O and core. All V _{CC} pins must be connected to the positive power supply for correct operation

Table 2. Function Table (MPC97H74 Configuration Controls)

Control	Default	0	1
CCLK_SEL	0	Selects CCLK0 as PLL reference signal input	Selects CCLK1 as PLL reference signal input
VCO_SEL	0	Selects VCO ÷ 2. The VCO frequency is scaled by a factor of 2 (high input frequency range)	Selects VCO ÷ 4. The VCO frequency is scaled by a factor of 4 (low input frequency range).
PLL_EN	1	Test mode with the PLL bypassed. The reference clock is substituted for the internal VCO output. MPC97H74 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable.	Normal operation mode with PLL enabled.
CLK_STOP	1	QA, QB an QC outputs disabled in logic low state. QFB is not affected by CLK_STOP. CLK_STOP deassertion may cause the initial output clock pulse to be distorted.	Outputs enabled (active)
MR/OE	1	Outputs disabled (high-impedance state) and reset of the device. During reset/output disable the PLL feedback loop is open and the internal VCO is tied to its lowest frequency. The MPC97H74 requires reset after any loss of PLL lock. Loss of PLL lock may occur when the external feedback path is interrupted. The length of the reset pulse should be greater than one reference clock cycle (CCLKx). The device is reset by the internal power-on reset (POR) circuitry during power-up.	Outputs enabled (active)

VCO_SEL, FSEL_A, FSEL_B, FSEL_C and FSEL_FB[1:0] control the operating PLL frequency range and input/output frequency ratios. Refer to Table 3 and Table 4 for the device frequency configuration.

Table 3. Function Table (Output Dividers Bank A, B, and C)

VCO_SEL	FSEL_A	QA[4:0]	VCO_SEL	FSEL_B	QB[4:0]	VCO_SEL	FSEL_C	QC[3:0]
0	0	VCO ÷ 4	0	0	VCO ÷ 4	0	0	VCO ÷ 8
0	1	VCO ÷ 8	0	1	VCO ÷ 8	0	1	VCO ÷ 12
1	0	VCO ÷ 8	1	0	VCO ÷ 8	1	0	VCO ÷ 16
1	1	VCO ÷ 16	1	1	VCO ÷ 16	1	1	VCO ÷ 24

Table 4. Function Table (QFB)

VCO_SEL	FSEL_B1	FSEL_B0	QFB
0	0	0	VCO ÷ 8
0	0	1	VCO ÷ 16
0	1	0	VCO ÷ 12
0	1	1	VCO ÷ 24
1	0	0	VCO ÷ 16
1	0	1	VCO ÷ 32
1	1	0	VCO ÷ 24
1	1	1	VCO ÷ 48

Table 5. General Specifications

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V _{TT}	Output Termination Voltage		V _{CC} ÷ 2		V	
MM	ESD protection (Machine Model)	200			V	
HBM	ESD protection (Human Body Model)	2000			V	
LU	Latch-Up Immunity	200			mA	
C _{PD}	Power Dissipation Capacitance		12		pF	Per output
C _{IN}	Input Capacitance		4.0		pF	Inputs

Table 6. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristics	Min	Max	Unit	Condition
V _{CC}	Supply Voltage	-0.3	3.9	V	
V _{IN}	DC Input Voltage	-0.3	V _{CC} + 0.3	V	
V _{OUT}	DC Output Voltage	-0.3	V _{CC} + 0.3	V	
I _{IN}	DC Input Current		±20	mA	
I _{OUT}	DC Output Current		±50	mA	
T _S	Storage Temperature	-65	125	°C	

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 7. DC Characteristics (V_{CC} = 3.3 V ± 5%, T_A = -40°C to +85°C)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V _{CC_PLL}	PLL Supply Voltage	3.02		V _{CC}	V	LVCMOS
V _{IH}	Input High Voltage	2.0		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input Low Voltage			0.8	V	LVCMOS
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -24 mA ⁽¹⁾
V _{OL}	Output Low Voltage			0.55 0.30	V V	I _{OL} = 24 mA I _{OL} = 12 mA
Z _{OUT}	Output Impedance		8 – 11		Ω	
I _{IN}	Input Current ⁽²⁾			±200	μA	V _{IN} = V _{CC} or GND
I _{CC_PLL}	Maximum PLL Supply Current		5.0	7.5	mA	V _{CC_PLL} Pin
I _{CCQ}	Maximum Quiescent Supply Current			8.0	mA	All V _{CC} Pins

1. The MPC97H74 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines.
2. Inputs have pull-down or pull-up resistors affecting the input current.

Table 8. PLL Frequency Ranges ($V_{CC} = 3.3\text{ V} \pm 5\%$)

Symbol	Characteristics	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		$T_A = 0^\circ\text{C to } +70^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max		
f_{VCO}	VCO Frequency Lock Range ⁽¹⁾	210	450	200	500	MHz	
f_{REF}	Input Reference Frequency Range ÷ 8 feedback ÷ 12 feedback ÷ 16 feedback ÷ 24 feedback ÷ 32 feedback ÷ 48 feedback	26.250	56.250	25.0	62.50	MHz	PLL locked
		17.500	37.500	16.6	41.60	MHz	
		13.125	28.125	12.5	31.25	MHz	
		8.750	18.750	8.33	20.83	MHz	
		6.5625	14.0625	6.25	15.625	MHz	
	4.375	9.375	4.16	10.41	MHz		
	Input Reference Frequency Range in PLL Bypass Mode ⁽²⁾	0	250	0	250	MHz	PLL bypass
f_{MAX}	Output Frequency Range ÷ 4 output ÷ 8 output ÷ 12 output ÷ 16 output ÷ 24 output	52.500	112.500	50.00	125.0	MHz	PLL locked
		26.250	56.250	25.00	62.50	MHz	
		17.500	37.500	16.60	41.60	MHz	
		13.125	28.125	12.50	31.25	MHz	
		8.750	18.750	8.33	20.83	MHz	

1. The input reference frequency must match the VCO frequency lock range divided by the total feedback divider ratio (FB): $f_{REF} = f_{VCO} \div (M \times VCO_SEL)$.
2. In bypass mode, the MPC97H74 divides the input reference clock.

Table 9. AC CHARACTERISTICS ($V_{CC} = 3.3\text{ V} \pm 5\%$, $T_A = -40^\circ\text{C to } +85^\circ\text{C}$)⁽¹⁾


Symbol	Characteristics	Min	Typ	Max	Unit	Condition
$t_{PW,MIN}$	Input Reference Pulse Width ⁽²⁾	2.0			ns	
t_R, t_F	CCLKx Input Rise/Fall Time			1.0	ns	0.8 to 2.0 V
$t_{(\emptyset)}$	Propagation Delay (static phase offset) ⁽³⁾ CCLKx to FB_IN (FB = ÷ 8 and $f_{REF} = 50\text{ MHz}$)	-250		+100	ps	PLL locked
$t_{SK(O)}$	Output-to-output Skew ⁽⁴⁾ within QA bank within QB bank within QC bank any output			100	ps	
				125	ps	
				100	ps	
				175	ps	
DC	Output Duty Cycle	47	50	53	%	
t_R, t_F	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4 V
$t_{PLZ, HZ}$	Output Disable Time			10	ns	
t_{PZL}	Output Enable Time			10	ns	
$t_{JIT(CC)}$	Cycle-to-cycle Jitter ⁽⁵⁾			90	ps	
$t_{JIT(PER)}$	Period Jitter ⁽⁴⁾			90	ps	
$t_{JIT(\emptyset)}$	I/O Phase Jitter RMS (1σ) ⁽⁶⁾ FB = ÷ 8 FB = ÷ 12 FB = ÷ 16 FB = ÷ 24 FB = ÷ 32 FB = ÷ 48			15	ps	
				49	ps	
				18	ps	
				22	ps	
				26	ps	
				34	ps	
BW	PLL Closed Loop Bandwidth ⁽⁷⁾ FB = ÷ 8 FB = ÷ 12 FB = ÷ 16 FB = ÷ 24 FB = ÷ 32 FB = ÷ 48		0.50 - 1.80		MHz	
			0.30 - 1.00		MHz	
			0.25 - 0.70		MHz	
			0.17 - 0.40		MHz	
			0.12 - 0.30		MHz	
t_{LOCK}	Maximum PLL Lock Time			10	ms	

1. AC characteristics apply for parallel output termination of $50\ \Omega$ to V_{TT} .
2. Calculation of reference duty cycle limits: $DC_{REF,MIN} = t_{PW,MIN} \times f_{REF} \times 100\%$ and $DC_{REF,MAX} = 100\% - DC_{REF,MIN}$. E.g. at $f_{REF} = 62.5\text{ MHz}$ the input duty cycle range is $12.5\% < DC < 87.5\%$.
3. Static phase offset depends on the reference frequency: $t_{(\emptyset)} = +50\text{ ps} \pm (1 \div (120 \times f_{REF}))$ for any reference frequency.
4. Refer to Application section for part-to-part skew calculation.
5. Valid for all outputs at the same frequency.
6. I/O jitter for $f_{VCO} = 400\text{ MHz}$. Refer to [APPLICATIONS INFORMATION](#) for I/O jitter at other frequencies and for a jitter calculation for confidence factors other than 1σ .
7. -3 dB point of PLL transfer characteristics.

APPLICATIONS INFORMATION

MPC97H74 Configurations

Configuring the MPC97H74 amounts to properly configuring the internal dividers to produce the desired output frequencies. The output frequency can be represented by this formula:



where f_{REF} is the reference frequency of the selected input clock source (CCLK0 or CCLK1), M is the PLL feedback divider and N is a output divider. M is configured by the FSEL_FB[0:1] and N is individually configured for each output bank by the FSEL_A, FSEL_B and FSEL_C inputs.

The reference frequency f_{REF} and the selection of the feedback-divider M is limited by the specified VCO frequency range. f_{REF} and M must be configured to match the VCO frequency range of 200 to 500 MHz (210 to 450 MHz for industrial temperature range) in order to achieve stable PLL operation:

$$f_{VCO,MIN} \leq (f_{REF} \times VCO_SEL \times M) \leq f_{VCO,MAX}$$

The PLL post-divider VCO_SEL is either a divide-by-two or a divide-by-four and can be used to situate the VCO into the specified frequency range. This divider is controlled by the VCO_SEL pin. VCO_SEL effectively extends the usable input frequency range while it has no effect on the output to reference frequency ratio. The output frequency for each bank can be derived from the VCO frequency and the output divider:

$$f_{QA[4:0]} = f_{VCO} \div (VCO_SEL \times N_A)$$


$$f_{QB[4:0]} = f_{VCO} \div (VCO_SEL \times N_B)$$

$$f_{QC[3:0]} = f_{VCO} \div (VCO_SEL \times N_C)$$

Table 10. MPC97H74 Dividers

Divider	Function	VCO_SEL	Values
M	PLL feedback FSEL_FB[0:1]	÷ 2	8, 12, 16, 24
		÷ 4	16, 24, 32, 48
N _A	Bank A Output Divider FSEL_A	÷ 2	4, 8
		÷ 4	8, 16
N _B	Bank B Output Divider FSEL_B	÷ 2	4, 8
		÷ 4	8, 16
N _C	Bank C Output Divider FSEL_C	÷ 2	8, 12
		÷ 4	16, 24


Table 10 shows the various PLL feedback and output dividers. The output dividers for the three output banks allow the user to configure the outputs into 1:1, 2:1, 3:2, and 3:2:1 frequency ratios. Figure 3 and Figure 4 display example configurations for the MPC97H74:



MPC97H74 example configuration (feedback of QFB = 20.83 MHz, VCO_SEL = ÷ 2, M = 12, N_A = 2, N_B = 4, N_C = 4, f_{VCO} = 500 MHz). T_A = 0°C to 70°C

Frequency Range	Min	Max
Input	8.33 MHz	20.83 MHz
QA outputs	50 MHz	125 MHz
QB outputs	25 MHz	62.5 MHz
QC outputs	25 MHz	62.5 MHz

Figure 3. Example Configuration



MPC97H74 example configuration (feedback of QFB = 25 MHz, VCO_SEL = ÷ 2, M = 8, N_A = 2, N_B = 4, N_C = 6, f_{VCO} = 400 MHz).

Frequency Range	T _A = 0°C to +70°C	T _A = -40°C to +85°C
Input	12.50 - 31.25 MHz	13.125 - 28.125 MHz
QA outputs	50.00 - 125.0 MHz	52.50 - 112.5 MHz
QB outputs	25.00 - 62.50 MHz	26.25 - 56.25 MHz
QC outputs	16.67 - 41.67 MHz	17.50 - 37.50 MHz

Figure 4. Example Configuration

Using the MPC97H74 in Zero-Delay Applications

Nested clock trees are typical applications for the MPC97H74. Designs using the MPC97H74 as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback of the MPC97H74 clock driver allows for its use as a zero delay buffer. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device (the propagation delay through the device is virtually eliminated). The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

Calculation of Part-to-Part Skew

The MPC97H74 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC97H74 are connected together, the maximum overall timing uncertainty from the common CCLK input to any output is:

$$t_{SK(PP)} = t_{(\varnothing)} + t_{SK(O)} + t_{PD, LINE(FB)} + t_{JIT(\varnothing)} \times CF$$

This maximum timing uncertainty consist of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:

Table 11. Confidence Factor CF

CF	Probability of Clock Edge Within The Distribution
± 1σ	0.68268948
± 2σ	0.95449988
± 3σ	0.99730007
± 4σ	0.99993663
± 5σ	0.99999943
± 6σ	0.99999999

Due to the frequency dependence of the static phase offset and I/O jitter, using [Figure 6. MPC97H74 I/O Jitter](#) and [Figure 7. MPC97H74 I/O Jitter](#) to predict a maximum I/O jitter and the specified $t_{(\varnothing)}$ parameter relative to the input reference frequency results in a precise timing performance analysis.

In the following example calculation a I/O jitter confidence factor of 99.7 percent (± 3 σ) is assumed, resulting in a worst case timing uncertainty from the common input reference clock to any output of -470 ps to +320 ps relative to CCLK (PLL feedback = ±8, reference frequency = 50 MHz, VCO frequency = 400 MHz, I/O jitter = 15 ps rms max., static phase offset $t_{(\varnothing)}$ = -250 ps to +100 ps):

$$t_{SK(PP)} = [-250 \text{ ps} \dots +100 \text{ ps}] + [-175 \text{ ps} \dots 175 \text{ ps}] + [(15 \text{ ps} \times -3) \dots (15 \text{ ps} \times 3)] + t_{PD, LINE(FB)}$$

$$t_{SK(PP)} = [-470 \text{ ps} \dots +320 \text{ ps}] + t_{PD, LINE(FB)}$$




Figure 5. MPC97H74 Max. Device-to-Device Skew

Due to the statistical nature of I/O jitter a rms value (1 σ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from [Table 11](#).

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device.




Figure 6. MPC97H74 I/O Jitter




Figure 7. MPC97H74 I/O Jitter

Driving Transmission Lines

The MPC97H74 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20 Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Freescale Semiconductor application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to V_{CC} divided by 2.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC97H74 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 8. [Single versus Dual Transmission Lines](#) illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC97H74 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 8. Single versus Dual Transmission Lines

The waveform plots in [Figure 9. Single versus Dual Waveforms](#) show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC97H74 output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC97H74. The output waveform in [Figure 9. Single versus Dual Waveforms](#) shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 40 Ω series resistor plus the output impedance does not match the parallel

combination of the line impedances. The voltage wave launched down the two lines will equal:

$$\begin{aligned} V_L &= V_S (Z_0 \div (R_S + R_0 + Z_0)) \\ Z_0 &= 50 \Omega \parallel 50 \Omega \\ R_S &= 40 \Omega \parallel 40 \Omega \\ R_0 &= 10 \Omega \\ V_L &= 3.0 (25 \div (20 + 10 + 25)) \\ &= 1.36 \text{ V} \end{aligned}$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.7 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).




Figure 9. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in [Figure 10. Optimized Dual Line Termination](#) should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 10. Optimized Dual Line Termination

Power Supply Filtering

The MPC97H74 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the V_{CC_PLL} power supply impacts the device characteristics, for instance I/O jitter. The MPC97H74 provides separate power supplies for the output buffers (V_{CC}) and the phase-locked loop (V_{CC_PLL}) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the V_{CC_PLL} pin for the MPC97H74. [Figure 11.](#)

[\$V_{CC_PLL}\$ Power Supply Filter](#) illustrates a typical power supply filter scheme. The MPC97H74 frequency and phase stability is most susceptible to noise with spectral content in the 100 kHz to 20 MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor R_F . From the data sheet the ICC_PLL current (the current sourced through the V_{CC_PLL} pin) is typically 5 mA (7.5 mA maximum), assuming that a minimum of 3.02 V (V_{CC_PLL} , minimum) must be maintained on the V_{CC_PLL} pin. The resistor R_F shown in [Figure 11.](#) [\$V_{CC_PLL}\$ Power Supply Filter](#) must have a resistance of 5 – 15 Ω to meet the voltage drop criteria.

The minimum values for R_F and the filter capacitor C_F are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC

filter shown in [Figure 11.](#) [\$V_{CC_PLL}\$ Power Supply Filter](#), the filter cut-off frequency is around 3-5 kHz and the noise attenuation at 100 kHz is better than 42 dB.




Figure 11. V_{CC_PLL} Power Supply Filter

As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC97H74 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.





Figure 12. CCLK MPC97H74 AC Test Reference



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 13. Output-to-Output Skew $t_{SK(O)}$






Figure 14. Propagation Delay ($t_{(\varnothing)}$, Static Phase Offset) Test Reference




The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 15. Output Duty Cycle (DC)




The deviation in t_0 for a controlled edge with respect to a t_0 mean in a random sample of cycles

Figure 16. I/O Jitter



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 17. Cycle-to-Cycle Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 18. Period Jitter









Figure 19. Output Transition Time Test Reference

PACKAGE DIMENSIONS



SECTION AB-AB
ROTATED 90° CLOCKWISE



NOTES:

- CONTROLLING DIMENSIONS: MILLIMETER.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- DATUMS -L-, -M- AND -N- TO BE DETERMINED AT DATUM PLANE -H-.
- DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -T-.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.46 (0.018). MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 (0.003).

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.00	BSC	0.394	BSC
A1	5.00	BSC	0.197	BSC
B	10.00	BSC	0.394	BSC
B1	5.00	BSC	0.197	BSC
C	---	1.70	---	0.067
C1	0.05	0.20	0.002	0.008
C2	1.30	1.50	0.051	0.059
D	0.20	0.40	0.008	0.016
E	0.45	0.75	0.018	0.030
F	0.22	0.35	0.009	0.014
G	0.65	BSC	0.026	BSC
J	0.07	0.20	0.003	0.008
K	0.50	REF	0.020	REF
R1	0.08	0.20	0.003	0.008
S	12.00	BSC	0.472	BSC
S1	6.00	BSC	0.236	BSC
U	0.09	0.16	0.004	0.006
V	12.00	BSC	0.472	BSC
V1	6.00	BSC	0.236	BSC
W	0.20	REF	0.008	REF
Z	1.00	REF	0.039	REF
θ	0°	7°	0°	7°
Ø1	0°	---	0°	---
Ø2	12°	REF	12°	REF
Ø3	12°	REF	12°	REF

CASE 848D-03
ISSUE D
52-LEAD LQFP PACKAGE

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

netcom@idt.com
480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
+408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology
Singapore (1997) Pte. Ltd.
Reg. No. 199707558G
435 Orchard Road
#20-03 Wisma Atria
Singapore 238877
+65 6 887 5505

Europe

IDT Europe, Limited
Prime House
Barnett Wood Lane
Leatherhead, Surrey
United Kingdom KT22 7DE
+44 1372 363 339